Abstract: This paper presents a new anti-harmonic fractional-ratio multiplying delay-locked loop (FMDLL) based clock frequency multiplier for phase aligned on-chip clock generation. With the adoption of a new harmonic lock detector (HLD), the proposed FMDLL solves the harmonic lock problem in conventional MDLLs. The proposed FMDLL is capable of multiplying the input clock with fractional ratio (= N/M), unlike the traditional MDLL which can only multiply with integer ratio (= N). With the new FMDLL, it is possible to quickly change the output frequency or the multiplication factors during operation without a reset. Fabricated in a 65-nm CMOS process, the harmonic-free FMDLL occupies an active area of 0.013 mm 2 , operates from 2 GHz to 4 GHz with programmable ratios of N/M, where N = 4, 5, 8, 10 and M = 1, 2, 3. At 4 GHz with N/M = 10/1, the measured p-p output clock jitter and RMS jitter are 25.6 ps and 2.62 ps, respectively. The proposed FMDLL consumes 7.16 mW at 4 GHz.
Introduction
Today, most digital system-on-a-chip (SoCs) are designed with on-chip clock generators that have dynamic frequency scaling (DFS) capability for low power and high performance operations. These clock generators usually employ a phaselocked loop (PLL) circuit for providing high frequency clock signals from a lower frequency external source. To achieve N times frequency multiplication, a typical PLL circuit consists of a voltage controlled oscillator (VCO), a phase detector, a loop filter, a charge pump, and a divide-by-N frequency divider. The characteristics of the analog components of PLLs make it difficult to design and to cope with process changes. Multiplying delay-locked loops (MDLLs) [1, 2, 3, 4, 5, 6, 7, 8] have recently been introduced as a replacement for PLL-based clock multipliers in some applications. A typical MDLL generates an output clock frequency that is N times the input clock frequency, based on a ring oscillator that periodically switches back and forth from being in open-loop and closed-loop. Due to the clean external clock that comes periodically every N clock cycles, the MDLL has less accumulated jitter than PLLs, and therefore, better jitter characteristics can be obtained.
However, most conventional MDLLs have a harmonic lock problem which may produce output clock frequencies that are different from the target frequency when the initial output frequency is lower than the desired target frequency [8] . Although [8] adopted harmonic lock detectors to avoid the problem of harmonic locking, both have large power and area overhead. Also, [8] can only provide integer-ratio (= N) frequency multiplication, which limits their applications when fractional-ratio multiplication is required. Although [9] was introduced because its 3-to-1 MUX based simple architecture is capable of providing frequency resolution of N/M, the harmonic lock problem still exists.
To illustrate the harmonic lock problem, Fig. 1(a) shows the block diagram of a traditional MDLL [2] . Ideally, the output frequency of the MDLL is N times of the input clock frequency, f OUT ¼ N Â f IN . As shown on the left of Fig. 1(b As can be seen in this example, in order to avoid harmonic locks, conventional MDLLs place a minimum delay constraint on the VCDL at the beginning of the operation. This constraint on the initial VCDL delay increases the locking time. Worst of all, this initial minimum delay requirement makes it impossible to change the input frequency of the MDLL from low to high frequency during operation [7, 8] .
In this paper, we propose a new anti-harmonic lock, fractional-ratio MDLL (FMDLL) clock frequency multiplier that solves the harmonic lock problem in conventional MDLLs. The proposed FMDLL is capable of multiplying the input clock with fractional ratio (= N/M), unlike the traditional MDLL which can only multiply with integer ratio (= N) [9] . Also, the proposed FMDLL clock multiplier has the ability to align or de-skew phases with which the skew between the output clock and the input clock can be removed. Furthermore, with the addition of a new converters paths for clock injection has been introduced for applications in RF systems. However, [10] has a very large area overhead due to its complex structure and the harmonic lock problem was not considered either. The main area of application for the proposed FMDLL is low-power digital VLSI design using DFS for power reduction. Hence, comparisons with complex fractional-N MDLLs for RF systems have been omitted in this paper. The contents of the paper are organized in the following way. In section 2, the architecture of the proposed harmonic-free MDLL clock frequency synthesizer is described. The measurement results are described in Section 3. Finally, the conclusions are summarized in Section 4. After locking, the (N+1) th rising edge of CLK OUT is aligned with the (M+1) th rising edge of CLK IN without skew, and the mode transition from RO → RI repeats at every M reference input cycle. Fig. 3 shows the building blocks of the proposed FMDLL. Fig. 3(a) shows the VCDL, which consists of a 2-stage current-starved inverter based pseudo-differential delay cell and a buffer stage. Fig. 3(b) shows the simplified schematic of the dual-path charge pump (CP) which generates the Vctrl signal. The Vctrl signal is then used to generate the V P and V N signals through the V P /V N generator. The CP consists of dual current paths. The first path is used for regular locking and the second path can be turned on for both fast locking and rectifying harmonic lock situations. The propagation delay of the delay cell is controlled by the V P and V N signals. At the beginning of the operation, the proposed VCDL operates with the minimum delay, so the FMDLL starts at the highest operating frequency. As the level of Vctrl rises, the V N signal is lowered and the V P signal is elevated, increasing the VCDL propagation delay. The linear operating frequency range of the VCDL is from 1 GHz to 4 GHz. Fig. 4 displays the other building blocks. Fig. 4(a) shows the phase detector (PD). When the Ctrl PD signal is high, the PD is enabled and it compares the two input clock signals, CLK IN and CLK OUT , to generate the two CP control signals, UP1 and DN. The PD/CP controller, shown in Fig. 4(b) , generates the two control signals, Ctrl PD and UP2. The Ctrl PD signal becomes high when all the CLK IN , CLK OUT , DIV N , and DIV M signals are low. The UP2 signal enables fast locking by turning on the fast charging path (Iup2) of the CP. The UP2 pulse changes from high to low when Ctrl PD is low and Sel[0] becomes high. Then the UP2 pulse changes from low to high again when the Ctrl PD signal becomes high. The harmonic lock detector (HLD) is shown in Fig. 4(c) . When the harmonic lock situation is detected, the HLD changes the Ctrl HLD signal from low to high. The harmonic lock situation can be detected by monitoring the Sel[0], DIV N , and DIV M signals. In Fig. 4(c) , if the frequency division factor M ¼ 1, then the upper block is enabled, otherwise, the lower block is enabled. Then, at the rising edge of DIV N at point C, Ctrl HLD goes high to detect a harmonic lock situation. The harmonic lock occurs when the initial output frequency is lower than the target frequency. When Ctrl HLD goes high at Point C, the DN signal is activated by the HLD and the CP's discharging path (Idn) is turned on. The Idn current lowers the Vctrl voltage, and the output frequency of the MDLL is forcibly increased during this discharging period. Thus, the proposed FMDLL is able to be released from the harmonic lock.
Circuit design

Measurement results
The proposed harmonic-free FMDLL is fabricated in TSMC 65 nm CMOS process. Fig. 6 (a) displays the die microphotograph and layout of the FMDLL which occupies an active area of only 0.013 mm 2 . Fig. 6(b) shows the test chip-on-board (CoB) assembly. Fig. 7(a) displays the simulation result when the HLD is not activated. Since the frequency multiplication factors are N ¼ 10 and M ¼ 3, respectively, N (= 10) cycles of CLK OUT must be generated during M (= 3) cycles of CLK IN (or one cycle of DIV M ). In Fig. 7(a) , however, the initial frequency of CLK OUT is too slow, hence CLK OUT is harmonically synchronized to 2 Â M (= 6) cycles of CLK IN . Therefore, the output frequency will have an abnormal f OUT ¼ N=ð2MÞ Â f IN frequency that will be different from the target frequency of Fig. 7(b) displays the simulation result when the HLD is activated. Since N ¼ 10 and M ¼ 3, 10 cycles of CLK OUT should be generated for 3 cycles of CLK IN . In the first DIV M cycle, the Sel[0] signal is monitored to detect the harmonic lock, and in the second DIV M cycle, the Ctrl HLD signal goes high. As a result, the DN signal becomes high and the CP discharge path is forcibly activated, so that the Vctrl value is lowered and the frequency of the CLK OUT is increased. After locking, it can be confirmed that the frequency of the output CLK OUT has a normal frequency f OUT ¼ N=M Â f IN . This simulation result is exactly the same as the harmonic-free fractional-ratio locking process described in Fig. 5 . Fig. 8(b) shows the measured peak-to-peak (p-p) output clock (CLK OUT ) jitter. The p-p jitter of CLK OUT was measured by connecting a 1-m long SMA cable to the CoB shown in Fig. 6(b) . At 4 GHz with N=M ¼ 10=1, the measured p-p output clock jitter and RMS jitter are 25.6 ps and 2.62 ps, respectively. The proposed harmonic-free FMDLL consumes 7.16 mW at 4 GHz. The output frequency ranges from 2 GHz to 4 GHz with programmable frequency multiplication ratios of N/M, where N ¼ 4; 5; 8; 10 and M ¼ 1; 2; 3. Fig. 9 is a simulation result that demonstrate how the proposed FMDLL uses the HLD to freely adjust the output frequency. Fig. 9(a) is a simulation result of continuously increasing or decreasing the input frequency (CLK IN ) without resetting. With N=M ¼ 10=3, it can be seen that the frequency of CLK OUT (f OUT ) is increased or decreased from 2 GHz to 4 GHz according to changes in Vctrl. Fig. 9(b) is the simulation result of continuously changing the fractional-ratio frequency multiplication factor (N/M) without resetting at CLKin = 1 GHz. From the simulation, it can be seen that the proposed FMDLL quickly locks to the target output frequency within about 300 ns without getting hindered by harmonic lock problems. Table I compares the proposed harmonic-free FMDLL with state-of-the-art analog MDLL frequency multipliers. Compared with other MDLLs, the proposed FMDLL achieves both small area and low power with the added benefit of the unique harmonic-free fractional-ratio frequency multiplication. Although [8] has anti-harmonic lock feature, it is incapable of providing phased aligned fractionalratio frequency multiplication.
[9] has fractional-ratio multiplication capability, but it has the problem of harmonic lock problem. Because most of the compared MDLLs have failed to address the harmonic lock problem, there is a limit to how much the output frequency or the division factor can be varied during operation. This makes it difficult to use them for practical applications. However, the advantage of the proposed FMDLL is that the output frequency can be changed during operation without the need for a reset. Another merit of the FMDLL is that phase aligned fractional-ratio frequency multiplication is possible.
Conclusion
A new anti-harmonic fractional-ratio MDLL frequency multiplier has been presented. The proposed FMDLL takes advantage of a simple structure, has a small area and consumes low power. With the adoption of a new HLD, the proposed FMDLL solves the harmonic lock problem in conventional MDLLs. With the proposed FMDLL, it is possible to quickly change the output frequency or the multiplication factors (N/M) during operation without a reset. The proposed FMDLL achieves de-skewed output clock with programmable N/M multiplication ratios. Therefore, this FMDLL can be very useful as a clock generator IP that requires DFS function.
